ISSN: 2722-3221, DOI: 10.11591/csit.v6i1.pp28-39

# Field programmable gate array simulation and study on different multiplexer hardware for electronics and communication

# Arvind Kumar<sup>1</sup>, Adesh Kumar<sup>1</sup>, Anurag Vijay Agrawal<sup>2</sup>

<sup>1</sup>Department of Electrical and Electronics Engineering, School of Advanced Engineering, University of Petroleum and Energy Studies, Dehradun, India

<sup>2</sup>Department of Electronics and Communication Engineering, Bhagwant Institute of Technology, Muzaffarnagar, India

# **Article Info**

# Article history:

Received Oct 4, 2024 Revised Jan 31, 2025 Accepted Feb 20, 2025

# Keywords:

Demultiplexer Electronics communication FPGA Multiplexer Xilinx ISE 14.7

# **ABSTRACT**

Multiplexing is the technique of transmitting two or more separate signals concurrently using a single communication channel. Multiplexing enables the augmentation of communication channels and consequently the volume of data that may be transmitted. Communication networks utilize diverse multiplexing techniques. An input multiplexer amalgamates various network signals into a singular composite signal before transmission over a shared medium. The composite signal is broken back into its component signals by a demultiplexer, when it reaches its destination, allowing further operations to utilize them separately. The design of the hardware chip depends on the configuration of the multiplexer and demultiplexer in the communication system. The work is presented as a study of the digital logic design and simulation of the different configurations of the multiplexer hardware. The performance evaluation is carried out on the different series of Xilinx field programmable gate array (FPGA) such as Spartan-6, Spartan-3E, Virtex-5, and Virtex-6 with logically checked in Xilinx ISE waveform simulator software. The current analysis of the design and simulation of different configurations of the multiplexer design helps the designers to estimate the chip performance. The novelty of the work lies in its scalable and programmable architecture fitted for specific communication systems that assess performance based on latency, frequency, and power consumption that can be further linked with communication protocols.

This is an open access article under the **CC BY-SA** license.



28

# Corresponding Author:

Adesh Kumar

Department of Electrical and Electronics Engineering, School of Advanced Engineering University of Petroleum and Energy Studies

Dehradun, India

Email: adeshmanav@gmail.com

# 1. INTRODUCTION

A multiplexer is a logic circuit that includes several input lines and provides a single output line. It can transmit binary data from one input line to the output line. This is based on the number of inputs corresponding to the selection lines. There are n selection lines and 2n input lines, indicating a multitude of possible input combinations. A multiplexer, commonly known as a Mux or data selector, is a device that selects one data stream from several sources, such as sensors or communication lines, to transmit over the output line. The multiplexer enables the choice of multiple signals coming from multiple sources and communicating to the receiving end based on the desired address of the selection lines to deliver the data to the receiver. Figure 1 focuses on the signal transition in the analog and digital communication system in

which a multiplexer is active on the transmitting end with the source and a demultiplexer on the reception side. Multiplexers and demultiplexers are the most recommended devices employed in both analog and digital communication systems and signal networks. The hardware devices are applied to collective or distinguish many inputs as communication systems that are sent over a particular channel. In an analog communication medium system, the multiplexer signals are combined with several analog signals into a particular signal for transmission. This is beneficial in situations where several signals must be conveyed across a restricted bandwidth channel, such as in cable television or telecommunication systems.




Figure 1. Analog and digital communication system

Different types of switching devices and involved in the transmission system to support the functionality of the multiplexer to decide which signal should be communicated to the receiver. Furthermore, the modulating signal is processed as it is modulated over the carrier wave and communicated over the channel. The different incoming signals are required to segregate and orient them towards the required receiving end The work is accomplished by the demultiplexer, or demux. Multiplexers and demultiplexers are devices that accomplish comparable functions in digital communication networks, working with digital signals. A digital multiplexer is accountable for cascading numerous digital signals into a single data stream for effective transmission. A demultiplexer is tasked with dividing the distinct signals from the data stream at the receiving end. Digital multiplexers and demultiplexers are frequently active in high-speed data transmission applications. Examples of these applications involve computer networking and digital audio and video systems. These devices can simplify both the accumulation of several data streams into a singular high-speed data link and the disaggregation of individual data streams from such a link. Multiplexers and demultiplexers are decisive elements that enable the effective transmission of several signals over a single channel. These components are utilized in both analog and digital communication systems. The practice of these devices lowers costs and enhances system efficiency by optimizing the essential transmission channels while maintaining the integrity of specific messages. The communication systems [1], [2] consist of various modules, including transmission systems, tributary stations, relay stations, and communication networks. Multiplexing allows the concurrent transmission and parallel data processing with different types of signals and information such as audio and video, over a single communication channel. The modules are employed in telecommunication switching and communication systems consenting several conversations to occur over a single transmission line. Mux can also be used in computers to store more information and use fewer copper wires to connect memory to the various circuit components of a computer. GPS Satellites in space can also send information to the ground using data signals. Wavelength-division multiplexing (WDM) [3], [4] is a way to send lots of information through a fiber optic cable. It operates by utilizing several colors of light to transmit many signals simultaneously. This indicates that WDM can facilitate swifter and more efficient communication by employing distinct wavelengths (or colors) of light to transmit various signals simultaneously over the same connection. Orthogonal frequency-division multiplexing (OFDM) [5], [6] is a way to send lots of information through the air or over cables. It works by breaking up the data into smaller pieces and sending them over many different narrowband signals called subcarriers [7]. OFDM transmits data at comparable velocities while consuming reduced power. Spatial multiplexing, commonly referred to as space-division multiplexing (SDM), is a method for transmitting numerous independent data channels simultaneously through air or cables [8]. It operates by employing several antennas or fibers to convey signals in various directions or via distinct pathways [9]. This approach is employed in MIMO wireless communication, fiber-optic communication, and various other communication technologies to enhance the volume of data transferred concurrently. Mode-division multiplexing (MDM) technology enables the transmission of substantial data volumes between locations via cable or fiber optic lines [10]. It achieves this by utilizing many light modes, enabling the simultaneous transmission of multiple signals. In comparison to

30 □ ISSN: 2722-3221

alternative methods, this suggests that MDM facilitates communication that is both swifter and more efficient. MDM can be applied across diverse systems and applications, from object evaluation using light to sophisticated technologies like quantum optics. The reseparation of multiplexed signals into their original streams is essential for precise decoding and transmission to their designated destinations. Demultiplexing directs each signal to the appropriate receiver or application. Demultiplexing reinstates data integrity by reverting data streams to their original format, therefore preventing any data loss. It ensures accurate stream identification and allocation to the specified user or process. Despite utilizing the same channel, demultiplexing enables multiple processes to independently manage distinct data streams. This guarantees efficient processing. The problem statement of the work is to understand the hardware complexity of the different sizes of multiplexers.

# 2. RELATED WORK

The multiplexer is used for E and W band applications [11] of multilayer liquid crystal polymer (LCP) substrate as a frequency divider with a directional filter. The multiplexer is a device used in optical communication and a plasmonic [12] multiplexer is a basic element in optical integrated circuits. The multiplexer has practical uses in the creation of photonic [13] integrated systems, the development of optical signal processors, and the establishment of optical networking. An optical add/drop [14] multiplexer is a device that helps protect transmission links in an optical access network, which is growing fast. It provides high-speed, secure, and long-range communication. A multiplexer latch is an important part that helps enable high-speed communication [15] measured in Gbps through a serializer interface. One commonly used method for boosting data transmission rates in visible light communication (VLC) fiber systems is to employ WDM [16]. New methods have been created to see through things that scatter light, like fog or tissue. These methods use something called speckle multiplexing [17] and they are being used in many different areas. Radio frequency-based wavelength division multiplexing [18] for free space optical communication by using M-ary pulse position modulation (M-ary PPM) and analysis of the impact of pointing error (PE), amplified spontaneous emission noise, and inter-channel crosstalk. Orthogonal frequency division multiplexing [19] and differential phase shift key (DPSK) for Inter-Satellite wireless link. This work includes the transmission of 10 Gbps of data over 20000 Km using Inter satellite optical wireless link (OWL). This was followed by radio frequency optical communication in free space based on spatial mode [20] multiplexing (SMM), multiple input multiple outputs (MIMO), and orbital angular momentum (OAM) in the condition of atmospheric turbulence. The photonic lantern is used as a mode multiplexer [21] in multimode optical telecommunications applications by using SDM. However, the high capacity under [22] water optical communication is based on SDM by using OAM. This work also includes digital signal processing (DSP) algorithm to alleviate the inter-mode crosstalk caused by the temperature variations.

In addition to so, tissue systems biology in health care applications is also based on multiplexed [23] imaging. This work also includes clinical pathology, quantitative pathology, single-cell analysis, imaging mass cytometry, and multiplexed ion beam imaging. Following this an orthogonal frequency-division multiplexing access (OFDMA) technique used for VLC [24] minimizes the possible switching delay and hence supports audio and video signals in real time. Therefore, a bidirectional hybrid OFDM is used in wireless-over-fiber [25] architecture at the optical line terminal (OLT) by utilizing the polarization multiplexing technique. The polarization modulation and polarization multiplexing [26] are used to make a coupled frequency-doubling optoelectronic oscillator (OEO) which can generate a 9.95 GHz signal for fundamental microwave and 19.9 GHz for frequency-doubled microwave. A multichannel and compact hybrid-multiplexed [27] potentiated is designed for conducting electrochemical measurements at continuously-biased electrode arrays. A photonic circuit path is a setup by employing time division multiplexed [28] distributed arbitration in a photonic mesh network. The multiplexed H.264/AVC videoconference sources [29] are used to create a discrete autoregressive model to explore the statistics of busty video signals. Multiplexers [20] are an important instrument for the transmission of signals in optical communication by using optoelectronics devices.

Moreover, in Fiber optic communications, spatial multiplexing [30] facilitates numerous channels within an optical Fiber by assigning a distinct spatial location to each channel, thereby utilizing optical energy effectively. An optical add/drop multiplexer is utilized in the construction of a chaotic signal-generating and cancelation system for nonlinear optical communication [31]. Optical code division multiplexing (OCDM) is utilized in multi-terabit-per-second optoelectronic networks [32]. A frequency-selective [33] multiplexer is designed for microwave switching by combining single-dimensional photonic band gap (PBG) structures. Multiplexed particle-based flow cytometric assays [34] simultaneously measure many various analytes in a small sample volume of tissue culture and biological fluids samples, like bioassays, enzyme-linked immunosorbent assay (ELISA), recombinase polymerase amplification (RPA), and

polymerase chain reaction (PCR). The design of multiplexing and demultiplexing hardware must work well to handle large amounts of data sent over networks like phone lines, computer networks, and satellite communications, and to make communication systems more efficient while cutting costs [35], [36]. The architecture of a multiplexer may differ based on factors such as the number of inputs, the number of select lines, and the logic for input selection [37], [38].

#### 3. DESIGN APPROACH

The design of the different configurations is followed based on the different sizes such as  $(2\times1)$ ,  $(4\times1)$ ,  $(8\times1)$ ,  $(16\times1)$ ,  $(32\times1)$ , and  $(64\times1)$ . The behavior of the design is understood based on the function table, logic diagram, and governing equations. The selection inputs play a very important role in the multiplexer design. For a configurable multiplexer  $(2^n \times 1)$ , the 'n' presents the selection inputs.

### 3.1. (2×1) Mux

A  $2\times 1$  multiplexer is a simple device that has two input options,  $I_0$  and  $I_1$ , and one selection line,  $S_0$ . It has only one output, Y, which is connected to either  $I_0$  or  $I_1$  depending on the signal received by  $S_0$ . The  $(2\times 1)$  multiplexer's Block representation, functional table, logical equation, and a logical diagram are provided below for reference. Figure 2 presents the block representation of  $(2\times 1)$  Mux, and its logic level representation is presented in Figure 3. The logical expression for  $(2\times 1)$  Mux is given in (1). Table 1 presents the functionality of  $(2\times 1)$  Mux.

$$Y = \bar{S}_0 I_0 + S_0 I_1 \tag{1}$$




Figure 2. Block representation of Mux  $(2\times1)$ 

Figure 3. Logical diagram of  $(2\times1)$  Mux


Table 1. Functional table of  $(2\times1)$  Mux

	Input	Output
	$S_0$	Y
	0	$I_0$
	1	$I_1$

### 3.2. (4×1) Mux

A  $(4\times1)$  multiplexer has four input options:  $I_0$ ,  $I_1$ ,  $I_2$ , and  $I_3$ , along with two selection lines,  $S_0$  and  $S_1$ . It has one output, Y, which is connected to one of the four inputs based on the signals received by  $S_0$  and  $S_1$ . The  $4\times1$  multiplexer's Block representation, functional table, logical equation, and logical diagram are provided below for reference. Figure 4 presents the block representation of  $(2\times1)$  Mux, and its logic level representation is presented in Figure 5. The logical expression for  $(4\times1)$  Mux is given in (2). Table 2 presents the functionality of  $(4\times1)$  Mux.

$$Y = \bar{S}_0 \bar{S}_1 I_0 + \bar{S}_0 S I_1 + S_0 \bar{S}_1 I_2 + S_0 S_1 I_3 \tag{2}$$






Figure 4. Block representation of  $(4\times1)$  Mux

Figure 5. Logical diagram of (4×1) Mux

Table 2. Functional table of  $(4\times1)$  Mux

In	put	Output Y					
S <sub>0</sub>	$S_1$						
0	0	0					
0	1	0					
1	0	1					
1	1	1					

#### 3.3. (64×1) Mux

The  $(64\times1)$  multiplexer is a device that has a total of 64 input options, from  $I_0$  to  $I_{64}$ , and six selection lines,  $S_0$  to  $S_5$ . It has one output, Y, which is connected to one of the 64 inputs depending on the signals received by  $S_0$  to  $S_5$ . The functional Table 3 for the  $(64\times1)$  multiplexer is given below to help understand the output selection based on the combination of input signals received by the selection lines.

Table 3. Functional table of (64×1) Mux

$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Outputs			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				
	:			
	:			
1 1 1 1 1 0 $I_{62}$				
_ 1 1 1 1 1 I I <sub>63</sub>				

The logical expressions of the output of  $(8\times1)$ ,  $(16\times1)$ ,  $(32\times1)$ , and  $(64\times1)$  are given by (3) to (6) respectively. The  $(8\times1)$  Mux: in the logical form, the output Y is given in (3); the  $(16\times1)$  Mux: in the logical form, output Y is given in (4); the  $(32\times1)$  Mux: in the logical form the output Y is given in (5); the  $(64\times1)$  Mux: on the logical form the output Y is given in (6). Similarly, the block representations of  $(8\times1)$ ,  $(16\times1)$ ,  $(32\times1)$ , and  $(64\times1)$  are given in Figures 6 to 9 respectively.

$$Y = \bar{S}_0 \bar{S}_1 \bar{S}_2 I_0 +_0 \bar{S}_1 S_2 I_1 + \bar{S}_0 S_1 \bar{S}_2 I_2 + \bar{S}_0 S_1 S_2 I_3 + S_0 \bar{S}_1 \bar{S}_2 I_4 + S_0 \bar{S}_1 S_2 I_5 + S_0 S_1 \bar{S}_2 I_6 + S_0 S_1 S_2 I_7$$

$$(3)$$

$$Y = \bar{S_0}\bar{S_1}\bar{S_2}\bar{S_3}I_0 + \bar{S_0}\bar{S_1}\bar{S_2}S_3I_1 + \bar{S_0}\bar{S_1}S_2\bar{S_3}I_2 + \bar{S_0}\bar{S_1}S_2S_3I_3 + \bar{S_0}S_1\bar{S_2}\bar{S_3}I_4 + \bar{S_0}S_1\bar{S_2}S_3I_5 + \bar{S_0}S_1S_2\bar{S_3}I_6 + \bar{S_0}S_1S_2S_3I_7 + S_0\bar{S_1}\bar{S_2}\bar{S_3}I_8 + S_0\bar{S_1}\bar{S_2}S_3I_9 + S_0\bar{S_1}S_2\bar{S_3}I_{10} + S_0\bar{S_1}S_2S_3I_{11} + S_0S_1\bar{S_2}\bar{S_3}I_{12} + S_0S_1\bar{S_2}S_3I_{13} + S_0S_1S_2\bar{S_3}I_{14} + S_0S_1S_2S_3I_{15}$$


$$(4)$$

(6)

33

```
Y = \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_0 + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_1 + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_2 + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_3 + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_4 + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_5 + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_6 + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_7 + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_8 + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_9 + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{10} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{11} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{12} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{13} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{14} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{15} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{16} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{17} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{18} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{19} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{20} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{21} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{22} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{23} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{24} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{25} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{27} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{28} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{29} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{31} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{29} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{31} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{29} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{31} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{29} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 I_{31} + \bar{
```

 $Y = \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 \bar{S}_5 I_0 + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 S_5 I_1 + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 S_4 \bar{S}_5 I_2 + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 S_4 S_5 I_3 + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 \bar{S}_5 \bar{S}_$  $\bar{S_0}\bar{S_1}\bar{S_2}S_3\bar{S_4}\bar{S_5}I_4 + \bar{S_0}\bar{S_1}\bar{S_2}S_3\bar{S_4}S_5I_5 + \bar{S_0}\bar{S_1}\bar{S_2}S_3S_4\bar{S_5}I_6 + \bar{S_0}\bar{S_1}\bar{S_2}S_3S_4S_5I_7 + \bar{S_0}\bar{S_1}\bar{S_2}S_3\bar{S_4}\bar{S_5}I_7 + \bar{S_0}\bar{S_1}\bar{S_2}S_3\bar{S_4}\bar{S_5}I_7 + \bar{S_0}\bar{S_1}\bar{S_2}\bar{S_3}\bar{S_4}\bar{S_5}I_7 + \bar{S_0}\bar{S_1}\bar{S_2}\bar{S_3}\bar{S_4}\bar{S_5}I_7 + \bar{S_0}\bar{S_1}\bar{S_2}\bar{S_3}\bar{S_4}\bar{S_5}I_7 + \bar{S_0}\bar{S_1}\bar{S_2}\bar{S_3}\bar{S_4}\bar{S_5}I_7 + \bar{S_0}\bar{S_1}\bar{S_2}\bar{S_3}\bar{S_4}\bar{S_5}\bar{S_1}\bar{S_1}\bar{S_2}\bar{S_3}\bar{S_4}\bar{S_5}\bar{S_1}\bar{S_1}\bar{S_1}\bar{S_2}\bar{S_3}\bar{S_4}\bar{S_5}\bar{S_1}\bar{S_1}\bar{S_2}\bar{S_3}\bar{S_4}\bar{S_5}\bar{S_1}\bar{S_1}\bar{S_1}\bar{S_2}\bar{S_1}\bar{S_$  $\bar{S}_{0}\bar{S}_{1}S_{2}\bar{S}_{3}\bar{S}_{4}\bar{S}_{5}I_{8} + \bar{S}_{0}\bar{S}_{1}S_{2}\bar{S}_{3}\bar{S}_{4}S_{5}I_{9} + \bar{S}_{0}\bar{S}_{1}S_{2}\bar{S}_{3}S_{4}\bar{S}_{5}I_{10} + \bar{S}_{0}\bar{S}_{1}S_{2}\bar{S}_{3}S_{4}S_{5}I_{11} +$  $\bar{\bar{S}}_{0}\bar{\bar{S}}_{1}\bar{\bar{S}}_{2}\bar{\bar{S}}_{3}\bar{\bar{S}}_{4}\bar{\bar{S}}_{5}\bar{\bar{I}}_{12} + \bar{\bar{S}}_{0}\bar{\bar{S}}_{1}\bar{\bar{S}}_{2}\bar{\bar{S}}_{3}\bar{\bar{S}}_{4}\bar{\bar{S}}_{5}\bar{\bar{I}}_{13} + \bar{\bar{S}}_{0}\bar{\bar{S}}_{1}\bar{\bar{S}}_{2}\bar{\bar{S}}_{3}\bar{\bar{S}}_{4}\bar{\bar{S}}_{5}\bar{\bar{I}}_{14} + \bar{\bar{S}}_{0}\bar{\bar{S}}_{1}\bar{\bar{S}}_{2}\bar{\bar{S}}_{3}\bar{\bar{S}}_{4}\bar{\bar{S}}_{5}\bar{\bar{I}}_{15} +$  $\bar{S}_0 S_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 \bar{S}_5 I_{16} + \bar{S}_0 S_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 \bar{S}_5 I_{17} + \bar{S}_0 S_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 \bar{S}_5 I_{18} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 \bar{S}_5 I_{19} + \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 \bar{S}_5 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar$  $\bar{S_0}S_1\bar{S_2}S_3\bar{S_4}\bar{S_5}I_{20} + \bar{S_0}S_1\bar{S_2}S_3\bar{S_4}S_5I_{21} + \bar{S_0}S_1\bar{S_2}S_3S_4\bar{S_5}I_{22} + \bar{S_0}S_1\bar{S_2}S_3S_4S_5I_{23} +$  $\bar{S}_0 S_1 S_2 \bar{S}_3 \bar{S}_4 \bar{S}_5 I_{24} + \bar{S}_0 S_1 S_2 \bar{S}_3 \bar{S}_4 S_5 I_{25} + \bar{S}_0 S_1 S_2 \bar{S}_3 S_4 \bar{S}_5 I_{26} + \bar{S}_0 S_1 S_2 \bar{S}_3 S_4 S_5 I_{27} + \bar{S}_0 S_1 S_2 \bar{S}_3 \bar{S}_4 \bar{S}_5 I_{27} + \bar{S}_0 S_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 \bar{S}_5 \bar{S}_5$  $\bar{S}_0 S_1 S_2 S_3 \bar{S}_4 \bar{S}_5 I_{28} + \bar{S}_0 S_1 S_2 S_3 \bar{S}_4 S_5 I_{29} + \bar{S}_0 S_1 S_2 S_3 S_4 \bar{S}_5 I_{30} + \bar{S}_0 S_1 S_2 S_3 S_4 S_5 I_{31} +$  $S_0 \bar{S}_1 \bar{S}_2 \ \bar{S}_3 \bar{S}_4 \bar{S}_5 I_{32} \ + S_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 S_5 I_{33} + S_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 S_4 \bar{S}_5 I_{34} + S_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 S_4 S_5 I_{35} \ +$  $S_0\bar{S_1}\bar{S_2}S_3\bar{S_4}\bar{S_5}I_{36} + S_0\bar{S_1}\bar{S_2}S_3\bar{S_4}S_5I_{37} + S_0\bar{S_1}\bar{S_2}S_3S_4\bar{S_5}I_{38} + S_0\bar{S_1}\bar{S_2}S_3S_4S_5I_{39} +$  $S_0\bar{S_1}S_2\bar{S_3}\bar{S_4}\bar{S_5}I_{40} + S_0\bar{S_1}S_2\bar{S_3}\bar{S_4}S_5I_{41} + S_0\bar{S_1}S_2\bar{S_3}S_4\bar{S_5}I_{42} + S_0\bar{S_1}S_2\bar{S_3}\;S_4S_5I_{43} + \\$  $S_0 \bar{S_1} S_2 S_3 \bar{S_4} \bar{S_5} I_{44} + S_0 \bar{S_1} S_2 S_3 \bar{S_4} S_5 I_{45} + S_0 \bar{S_1} S_2 S_3 S_4 \bar{S_5} I_{46} + S_0 \bar{S_1} S_2 S_3 S_4 S_5 I_{47} + S_0 \bar{S_1} S_2 S_3 \bar{S_4} \bar{S_5} I_{46} + S_0 \bar{S_1} S_2 \bar{S_3} \bar{S_4} \bar{S_5} I_{47} + S_0 \bar{S_1} \bar{S_2} \bar{S_3} \bar{S_4} \bar{S_5} I_{47} + S_0 \bar{S_1} \bar{S_2} \bar{S_3} \bar{S_4} \bar{S_5} I_{47} + S_0 \bar{S_1} \bar{S_2} \bar{S_3} \bar{S_4} \bar{S_5} I_{48} + S_0 \bar{S_1} \bar{S_2} \bar{S_3} \bar{S_4} \bar{S_5} \bar{S_5$  $S_0S_1\bar{S}_2\bar{S}_3\;\bar{S}_4\bar{S}_5I_{48}\;+S_0S_1\bar{S}_2\bar{S}_3\bar{S}_4S_5I_{49}+S_0S_1\bar{S}_2\bar{S}_3S_4\bar{S}_5I_{50}+S_0S_1\bar{S}_2\bar{S}_3S_4S_5I_{51}\;+\\$  $S_0S_1\bar{S_2}S_3\bar{S_4}\bar{S_5}I_{52} + S_0S_1\bar{S_2}S_3\bar{S_4}S_5I_{53} + S_0S_1\bar{S_2}S_3S_4\bar{S_5}I_{54} + S_0S_1\bar{S_2}S_3S_4S_5I_{55} +$  $S_0S_1S_2\bar{S_3}\bar{S_4}\bar{S_5}I_{56} + S_0S_1S_2\bar{S_3}\bar{S_4}S_5I_{57} + S_0S_1S_2\bar{S_3}S_4\bar{S_5}I_{58} + S_0S_1S_2\bar{S_3}S_4S_5I_{59} + \\$  $S_0 S_1 S_2 S_3 \bar{S}_4 \bar{S}_5 \bar{I}_{60} + S_0 S_1 S_2 S_3 \bar{S}_4 S_5 \bar{I}_{61} + S_0 S_1 S_2 S_3 S_4 \bar{S}_5 \bar{I}_{62} + S_0 S_1 S_2 S_3 S_4 S_5 \bar{I}_{63}$ 



8x1 MUX

1

1

5

5


5

5

7

Figure 6. Block representation of  $(8\times1)$  Mux

Figure 7. Block representation of (16×1) Mux






Figure 8. Block representation of (32×1) Mux

Figure 9. Block representation of (64×1) Mux

# 4. RESULTS AND DISCUSSION

The simulation of  $(2\times1)$ ,  $(4\times1)$ ,  $(8\times1)$ ,  $(16\times1)$ ,  $(32\times1)$ , and  $(64\times1)$  Mux are carried out in Xilinx ISE14.7. The register transfer level (RTL) description and the result obtained are shown in Figures 10(a) to 10(f). The RTL lists the input and output of the design. Table 4 lists the description of the pins utilized in the design. VHDL code delineates the transformation of data during register transfers in RTL. The data transformation transpires due to the combinational logic positioned between the registers.




Figure 10. RTL view of (a) (2×1); (b) 4×1); (c) (8×1); (d) (16×1); (e) (32×1), and (f) (64×1) Mux

Table 4. RTL description based on pins							
Pins	Description						
I <sub>0</sub> <input/> <1-bit>	Presents the (0 <sup>th</sup> ) input pin of the multiplexer (64×1)						
$I_1 < input > < 1 - bit >$	Presents the $(1^{st})$ input pin of the multiplexer $(64\times1)$						
$I_2 < input > < 1 - bit >$	Presents the $(2^{nd})$ input pin of the multiplexer $(64\times1)$						
$I_3 < input > < 1 - bit >$	Presents the $(3^{rd})$ input pin of the multiplexer $(64\times1)$						
:	:						
$I_{63}$ <input/> <1-bit>	Presents the $(63^{rd})$ input pin of the multiplexer $(64\times1)$						
$S_0 < input > < 1 - bit >$	Presents the $(0^{th})$ position selection input pin of the multiplexer $(64\times1)$						
$S_1 < input > < 1 - bit >$	Presents the $(1^{st})$ position selection input pin of the multiplexer $(64\times1)$						
$S_2 < input > < 1 - bit >$	Presents the $(2^{nd})$ position selection input pin of the multiplexer $(64\times1)$						
$S_3 < input > < 1-bit >$	Presents the $(3^{rd})$ position selection input pin of the multiplexer $(64\times1)$						
$S_4 < input > < 1 - bit >$	Presents the $(4^{th})$ position selection input pin of the multiplexer $(64\times1)$						
$S_5 < input > < 1 - bit >$	Presents the $(5^{th})$ position selection input pin of the multiplexer $(64\times1)$						
Y <output>&lt;1-bit&gt;</output>	Presents the output pin of the multiplexer $(64\times1)$						

Figures 11 to 16 shows the simulation results taken from the ISIM simulation in Xilinx for different sizes of multiplexer (2×1), (4×1), (8×1), (16×1), (32×1) and (64×1) respectively. The simulation verification relies on the inputs designated  $I_0$  to  $I_{63}$ , based on the selection logic inputs  $S_0$  to  $S_5$ , which determine the output. The multiplexer exhibits high efficiency in directing many input signals to a single output signal according to control signals.

Table 5 shows the results obtained from various FPGAs such as Virtex-5, Virtex-6, SPARTAN-3E, and SPARTAN-6. From the table, it is observed that the performance of FPGAs in terms of the number of slices, LUTs, and delays is improving with higher configurations. These parameters are extracted directly from the software by choosing the different FPGA and device configurations. The hardware parameters are increasing as the size of the multiplexer configuration is increasing.

The results compare the performance of different multiplexers across four different FPGA families: Virtex-5, SPARTAN-3E, Virtex-6, and SPARTAN-6. The data provides insights into resource usage, delay, memory consumption, and power consumption for each configuration. The Virtex-5 family exhibits a relatively high-power consumption for the 64×1 Mux, with a delay of 5.871 ns. The SPARTAN-3E configuration has a higher delay (9.138 ns) compared to the Virtex-5, and a slightly higher power consumption of 625.00 mW. The Virtex-6 Mux provides the lowest delay of 2.440 ns among all configurations, along with a relatively lower power consumption of 550.30 mW, making it the most efficient in terms of performance. The SPARTAN-6 Mux shows a delay of 8.003 ns and a power consumption of 618.00 mW, placing it between the SPARTAN-3E and Virtex-5 configurations in terms of performance.




Figure 11. Simulation waveforms of (2×1) Mux




Figure 12. Simulation waveforms of (4×1) Mux




Figure 13. Simulation waveforms of (8×1) Mux

36 □ ISSN: 2722-3221




Figure 14. Simulation waveforms of (16×1) Mux




Figure 15. Simulation waveforms of (32×1) Mux




Figure 16. Simulation waveforms of (64×1) Mux

I/Os Delay (ns) Memory (KB) Slices Flip-flops LUTs Power (mW) Design 3.809 4550292  $2\times1$ 1/28800 0/1 1/28800 4/480 110.05 1/28800 1/28800 4549972 121.90 0/17/480 4.110  $4\times1$  $8 \times 1$ 2/28800 0/22/28800 12/480 4.328 4550292 205.10 16×1 5/28800 0/55/28800 21/480 4.910 4549908 355.40 10/28800 0/10 10/28800 38/480 5.261 4550292 405.00  $32 \times 1$  $64 \times 1$ 21/28800 0/2121/28800 71/480 5.871 4550228 605.20 Mux SPARTAN-3E 1/960 1/1920 4/66 5.753 4519956 120.00  $2 \times 1$ 1/960 2/1920 7/66 6.054 4520084 12550  $4 \times 1$  $8 \times 1$ 2/960 4/1920 12/66 6.624 4520452 212.17 4/960 8/1920 4520852  $16 \times 1$ 21/66 7.219 375.90 32×1 8/960 16/1920 38/66 7.906 4520916 415.00 71/66 9.138 17/960 33/1920 4520596 625.00  $64 \times 1$ Mux Virtex-6  $2 \times 1$ 1/46560 0/11/46560 4/240 0.918 4519912 10.5.00  $4\times1$ 1/46560 0/11/46560 7/240 0.933 4547240 109.58 195.45  $8 \times 1$ 2/46560 0/22/46560 12/240 1.124 4547240 4/46560 0/4 4/46560 21/240 1.265 4547560 310.25  $16 \times 1$ 32×1 4/46560 0/4 4/46560 21/240 1.686 4547560 378.90 71/240 2.440  $64 \times 1$ 21/46560 0/2121/46560 4547560 550.30 Mux SPARTAN-6 5.385 1/27288 0/1 1/27288 4523432  $2 \times 1$ 4/316 115.90  $4 \times 1$ 1/27288 0/11/27288 7/316 5.519 4522920 123.50 4522920 2/27288 5.696 210.52  $8 \times 1$ 2/27288 0/212/316 16×1 4/27288 0/4 4/27288 21/316 5.914 4523240 362.50 32×1 10/27288 0/10 10/27288 38/316 7.961 4523688 410.50

Table 5. Result comparison of multiplexers various configurations on different hardware

#### 5. CONCLUSION

 $64 \times 1$ 

21/27288

0/21

The hardware chip design of the different configuration multiplexer is done successfully on Xilinx ISE 14.7. The simulation of the design is carried out successfully on Modelsim 10.0 software. The chip design is considered for the different sizes of the Mux such as  $(2\times1)$ ,  $(4\times1)$ ,  $(8\times1)$ ,  $(16\times1)$ ,  $(32\times1)$ , and (64×1). The design is based on the concept of scalable design and a behavioral model is followed to estimate the performance of the system on different FPGA hardware kits such as Virtex-5, Virtex-6, Spartan-3E, and Spartan-6. The total delay of (64×1) Mux design is 5.871 ns, 2.440 ns, 9.138 ns, and 8.003 ns for Virtex-5, Virtex-6, Spartan-3E, and Spartan-6 respectively. The memory usage of (64×1) Mux is 4550228 KB, 4547560 KB, 4520596 KB, and 4523560 KB for Virtex-5, Virtex-6, Spartan-3E, and Spartan-6 respectively. The power consumption is 625.00 mW, 618.00 mW, 605.20 mW, and 550. 30 mW for (64×1) Mux for Spartan-3E, Spartan-6, Virtex-5 and Virtex-6 FPGA respectively. The study concludes that the Virtex-6 provides the optimal hardware, power, and timing performance in comparison to other FPGAs.

71/316

8.003

4523560

618.00

21/27288

### ACKNOWLEDGMENTS

Thanks to the UPES VLSI Design and DSP Lab to provide the platform to carry out the work.

# FUNDING INFORMATION

Fo: **Fo**rmal analysis

No funding was involved.

### AUTHOR CONTRIBUTIONS STATEMENT

This journal uses the Contributor Roles Taxonomy (CRediT) to recognize individual author contributions, reduce authorship disputes, and facilitate collaboration.

Name of Author	C	M	So	Va	Fo	I	R	D	O	E	Vi	Su	P	<u>Fu</u>
Arvind Kumar ✓ ✓		✓	✓	✓	✓	✓		✓	✓	✓			✓	
Adesh Kumar	✓	$\checkmark$				$\checkmark$	✓	$\checkmark$	✓	$\checkmark$	✓	$\checkmark$		
Anurag Vijay Agrawal ✓			✓	$\checkmark$			✓			$\checkmark$	✓	$\checkmark$	$\checkmark$	
C : Conceptualization	ptualization I : Investigation							Vi: Visualization						
M: Methodology	R: Resources				Su: Supervision									
So: Software			D : <b>D</b> ata Curation					P: Project administration						
Va: Validation		O: Writing - Original Draft						Fu: Funding acquisition						

Field programmable gate array simulation and study on different multiplexer hardware ... (Arvind Kumar)

E: Writing - Review & Editing

#### CONFLICT OF INTEREST STATEMENT

The authors state no conflict of interest.

# DATA AVAILABILITY

The authors confirm that the data supporting the findings of this study are available within the article.

### **REFERENCES**

- [1] N. Shibata, Y. Uemura, Y. Kawamoto, L. Yi, M. Fujita, and T. Nagatsuma, "Silicon dielectric diplexer module for 600-GHz-band frequency-division multiplexing wireless communication," *IEEE Transactions on Terahertz Science and Technology*, vol. 12, no. 4, pp. 334–344, Jul. 2022, doi: 10.1109/TTHZ.2022.3167946.
- [2] M. K. Emara and S. Gupta, "Integrated multiport leaky-wave antenna multiplexer/demultiplexer system for millimeter-wave communication," *IEEE Transactions on Antennas and Propagation*, vol. 69, no. 9, pp. 5244–5256, Sep. 2021, doi: 10.1109/TAP.2021.3060138.
- [3] N. An, F. Yang, L. Cheng, J. Song, and Z. Han, "Free space optical communications for intelligent transportation systems: potentials and challenges," *IEEE Vehicular Technology Magazine*, vol. 18, no. 3, pp. 80–90, 2023, doi: 10.1109/MVT.2023.3244032.
- [4] K. Zou *et al.*, "High-capacity free-space optical communications using wavelength- and mode-division-multiplexing in the mid-infrared region," *Nature Communications*, vol. 13, no. 1, Dec. 2022, doi: 10.1038/s41467-022-35327-w.
- [5] Y. Zhai, J. Li, H. Feng, and F. Hong, "Application research of polar coded OFDM underwater acoustic communications," Eurasip Journal on Wireless Communications and Networking, vol. 2023, no. 1, 2023, doi: 10.1186/s13638-023-02236-5.
- [6] Y. Zhang, H. Wang, C. Li, X. Chen, and F. Meriaudeau, "On the performance of deep neural network aided channel estimation for underwater acoustic OFDM communications," *Ocean Engineering*, vol. 259, 2022, doi: 10.1016/j.oceaneng.2022.111518.
- [7] Z. Wan, Y. Shen, Z. Wang, Z. Shi, Q. Liu, and X. Fu, "Divergence-degenerate spatial multiplexing towards future ultrahigh capacity, low error-rate optical communications," *Light: Science and Applications*, vol. 11, no. 1, 2022, doi: 10.1038/s41377-022-00834-4
- [8] C. Huang et al., "High-capacity space-division multiplexing communications with silicon photonic blind source separation," Journal of Lightwave Technology, vol. 40, no. 6, pp. 1617–1632, 2022, doi: 10.1109/JLT.2022.3152027.
- [9] Z. Zhou et al., "Research on spatial multiplexing using BGSM beam in FSO communication," Optics Communications, vol. 519, 2022, doi: 10.1016/j.optcom.2022.128411.
- [10] M. Singh et al., "Mode division multiplexing free space optics system with 3D hybrid modulation under dust and fog," Alexandria Engineering Journal, vol. 62, pp. 113–127, 2023, doi: 10.1016/j.aej.2022.07.012.
- [11] M. Wang *et al.*, "Frequency division multiplexer with directional filters in multilayer LCP Films at E-and W-Band," *IEEE Microwave and Wireless Components Letters*, vol. 32, no. 11, pp. 1287–1290, 2022, doi: 10.1109/LMWC.2022.3177606.
- [12] M. Mohammadi, M. Soroosh, A. Farmani, and S. Ajabi, "Engineered FWHM enhancement in plasmonic nanoresonators for multiplexer/demultiplexer in visible and NIR range," *Optik*, vol. 274, 2023, doi: 10.1016/j.ijleo.2023.170583.
- [13] S. Kaur and A. Lubana, "Design and analysis of all-optical 4×1 multiplexer based on 2D photonic crystal," *Optics and Laser Technology*, vol. 160, 2023, doi: 10.1016/j.optlastec.2022.109080.
- [14] M. Kumari and V. Arya, "Design of ring-based 1 Tbps hybrid PON-FSO fault protection system using add/drop multiplexer," Optical and Quantum Electronics, vol. 55, no. 2, 2023, doi: 10.1007/s11082-022-04408-x.
- [15] M. Kumar, A. Majumder, A. J. Mondal, A. Raychowdhury, and B. K. Bhattacharyya, "A low power and PVT variation tolerant mux-latch for serializer interface and on-chip serial link," *Integration*, vol. 87, pp. 364–377, 2022, doi: 10.1016/j.vlsi.2022.08.008.
- [16] B. Gelkop, L. Aichnboim, and D. Malka, "RGB wavelength multiplexer based on polycarbonate multicore polymer optical fiber," *Optical Fiber Technology*, vol. 61, 2021, doi: 10.1016/j.yofte.2020.102441.
- [17] Y. Shi, Y. Liu, W. Sheng, and D. Zhu, "Non-invasive tracking of moving objects behind scattering layers from a single multiplexed speckle," *Optics Communications*, vol. 482, 2021, doi: 10.1016/j.optcom.2020.126572.
- [18] E. E. Elsayed and B. B. Yousif, "Performance enhancement of M-ary pulse-position modulation for a wavelength division multiplexing free-space optical systems impaired by interchannel crosstalk, pointing error, and ASE noise," *Optics Communications*, vol. 475, 2020, doi: 10.1016/j.optcom.2020.126219.
- [19] S. Chaudhary, A. Sharma, and V. Singh, "Optimization of high speed and long-haul inter-satellite communication link by incorporating differential phase shift key and orthogonal frequency division multiplexing scheme," *Optik*, vol. 176, pp. 185–190, 2019, doi: 10.1016/j.ijleo.2018.09.037.
- [20] B. B. Yousif, E. E. Elsayed, and M. M. Alzalabani, "Atmospheric turbulence mitigation using spatial mode multiplexing and modified pulse position modulation in hybrid RF/FSO orbital-angular-momentum multiplexed based on MIMO wireless communications system," Optics Communications, vol. 436, pp. 197–208, 2019, doi: 10.1016/j.optcom.2018.12.034.
- [21] S. G. Leon-Saval, N. K. Fontaine, and R. Amezcua-Correa, "Photonic lantern as mode multiplexer for multimode optical communications," *Optical Fiber Technology*, vol. 35, pp. 46–55, Feb. 2017, doi: 10.1016/j.yofte.2016.08.005.
- [22] A. E. Willner *et al.*, "Underwater optical communications using orbital angular momentum-based spatial division multiplexing," *Optics Communications*, vol. 408, pp. 21–25, 2018, doi: 10.1016/j.optcom.2017.08.002.
- B. Bodenmiller, "Multiplexed epitope-based tissue imaging for discovery and healthcare applications," *Cell Systems*, vol. 2, no. 4, pp. 225–238, Apr. 2016, doi: 10.1016/j.cels.2016.03.008.
- [24] J. Y. Sung, C. H. Yeh, C. W. Chow, W. F. Lin, and Y. Liu, "Orthogonal frequency-division multiplexing access (OFDMA) based wireless visible light communication (VLC) system," *Optics Communications*, vol. 355, pp. 261–268, 2015, doi: 10.1016/j.optcom.2015.06.070.
- [25] K. Mallick, R. Mukherjee, B. Das, G. C. Mandal, and A. S. Patra, "Bidirectional hybrid OFDM based wireless-over-fiber transport system using reflective semiconductor amplifier and polarization multiplexing technique," *AEU-International Journal* of Electronics and Communications, vol. 96, pp. 260–266, Nov. 2018, doi: 10.1016/j.aeue.2018.09.041.
- [26] S. Cai, S. Pan, D. Zhu, Z. Tang, P. Zhou, and X. Chen, "Coupled frequency-doubling optoelectronic oscillator based on polarization modulation and polarization multiplexing," *Optics Communications*, vol. 285, no. 6, pp. 1140–1143, 2012, doi: 10.1016/j.optcom.2011.11.039.
- [27] I. Ramfos *et al.*, "A compact hybrid-multiplexed potentiostat for real-time electrochemical biosensing applications," *Biosensors and Bioelectronics*, vol. 47, pp. 482–489, Sep. 2013, doi: 10.1016/j.bios.2013.03.068.

П

- [28] G. Hendry *et al.*, "Time-division-multiplexed arbitration in silicon nanophotonic networks-on-chip for high-performance chip multiprocessors," *Journal of Parallel and Distributed Computing*, vol. 71, no. 5, pp. 641–650, May 2011, doi: 10.1016/j.jpdc.2010.09.009.
- [29] A. Lazaris and P. Koutsakis, "Modeling multiplexed traffic from H.264/AVC videoconference streams," *Computer Communications*, vol. 33, no. 10, pp. 1235–1242, 2010, doi: 10.1016/j.comcom.2010.03.014.
- [30] S. Murshid, B. Grossman, and P. Narakorn, "Spatial domain multiplexing: A new dimension in fiber optic multiplexing," Optics & Laser Technology, vol. 40, no. 8, pp. 1030–1036, Nov. 2008, doi: 10.1016/j.optlastec.2008.03.001.
- P. P. Yupapin and W. Suwancharoen, "Chaotic signal generation and cancellation using a micro ring resonator incorporating an optical add/drop multiplexer," *Optics Communications*, vol. 280, no. 2, pp. 343–350, 2007, doi: 10.1016/j.optcom.2007.08.018.
- [32] H. Sotobayashi, W. Chujo, and K. I. Kitayama, "Optical code division multiplexing (OCDM) and its application for peta-bit/s photonic network," *Information Sciences*, vol. 149, no. 1–3, pp. 171–182, 2003, doi: 10.1016/S0020-0255(02)00255-4.
- [33] C. S. Kee, I. Park, H. Lim, J. E. Kim, and H. Y. Park, "Microwave photonic crystal multiplexer and its applications," *Current Applied Physics*, vol. 1, no. 1, pp. 84–87, 2001, doi: 10.1016/S1567-1739(00)00016-X.
- [34] D. A. A. Vignali, "Multiplexed particle-based flow cytometric assays," *Journal of Immunological Methods*, vol. 243, no. 1–2, pp. 243–255, Feb. 2000, doi: 10.1016/S0022-1759(00)00238-6.
- [35] A. Kumar, P. Kuchhal, S. Singhal, and A. Kumar, "Network on chip for DTMF Decoder and TDM switching in telecommunication network with HDL environment," in 2013 3rd IEEE International Advance Computing Conference (IACC), IEEE, Feb. 2013, pp. 1582–1588, doi: 10.1109/IAdCC.2013.6514464.
- [36] A. Kumar, P. Sharma, M. K. Gupta, and R. Kumar, "Machine learning based resource utilization and pre-estimation for network on chip (NoC) communication," Wireless Personal Communications, vol. 102, no. 3, pp. 2211–2231, Oct. 2018, doi: 10.1007/s11277-018-5376-3.
- [37] A. Kumar, G. Verma, M. K. Gupta, M. Salauddin, B. K. Rehman, and D. Kumar, "3D multilayer mesh noc communication and FPGA synthesis," Wireless Personal Communications, vol. 106, no. 4, pp. 1855–1873, Jun. 2019, doi: 10.1007/s11277-018-5724-3.
- [38] Ompal, V. M. Mishra, and A. Kumar, "FPGA integrated IEEE 802.15.4 ZigBee wireless sensor nodes performance for industrial plant monitoring and automation," *Nuclear Engineering and Technology*, vol. 54, no. 7, pp. 2444–2452, Jul. 2022, doi: 10.1016/j.net.2022.01.011.

#### **BIOGRAPHIES OF AUTHORS**



Arvind Kumar is scurrently working as a Junior Research Fellow in Electrical and Electronics Engineering, at the University of Petroleum and Energy Studies (UPES), Dehradun India. He served in Dehradun Institute of Engineering and Technology, Rishikesh as an Assistant Professor from August 2011 to January 2012. From January 2012 to August 2022 as an Assistant Professor in the Electronics and Telecommunication Department at the College of Engineering Roorkee, Haridwar, India. He is B.Tech. in Electronics and Communication Engineering from Uttar Pradesh Technical University (UPTU), Lucknow India in 2007. M.E. (Master of Engg.) degree in Process Control and Instrumentation from Annamalai University, Tamil Nadu India in 2011. His areas of interest are VLSI design, wireless sensor network, and industrial automation. He can be contacted at email: arvinddodwal0407@gmail.com.



Dr. Adesh Kumar D S S S has been working as a Professor in the Department of Electrical and Electronics, Engineering, School of Advanced Engineering, The University of Petroleum and Energy Studies (UPES), Dehradun, India since 2010. He has B.Tech. in Electronics and Communication Engineering from UPTU, Lucknow India in 2006. M.Tech. (Hons) in Embedded Systems Technology, from SRM University, Chennai in 2008. Ph.D. (Electronics Engineering) from UPES, Dehradun India in 2014. He has also worked as a Senior Engineer in TATA ELXSI LIMITED Bangalore and as a faculty member in ICFAI University, Dehradun. His areas of interest are VLSI design, embedded systems design, telecommunications, and signal processing. He has supervised 8 Ph.D. scholars, and 5 candidates are doing research under his supervision. He has worked on more than 10 editorial assignments for Edited books, Conference proceedings, and journals, having citations of more than 2000, H-index-25, i10-index-45. He has 16 years of experience in the teaching+ research industry, published more than 120+ research papers in international peer-reviewed journals (SCI/Scopus) and conferences. He can be contacted at email: adeshmanav@gmail.com; adeshkumar@ddn.upes.ac.in.



Dr. Anurag Vijay Agrawal D S S S is working as a Director at Bhagwant Group of Institutions, India. He is a Ph.D. from IIT Roorkee, Master of Engineering, Electronics and Communication Engineering 2010 National Institute of Technical Teachers' Training and Research, Chandigarh / Panjab University, Chandigarh. He has a rich experience of 25 years in teaching, research, and administration. Bachelor of Engineering in Electronics and Communication Engineering, M. J. P. Rohilkhand University, Bareilly. His areas of interest are 5G/6G communication, MIMO communication, and IoT. He has published more than 40 research papers in international peer-reviewed journals (SCI/Scopus), 5 authored/edited books, and 10 patents. He can be contacted at email: anurag.v.agrawal@gmail.com.